

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library The Guide

SEARCH



Feedback Report a problem Satisfaction survey

The microprogramming of pipelined processors

Full text Pdf (594 KB)

Source International Conference on Computer Architecture archive

Proceedings of the 4th annual symposium on Computer architecture table of contents

Pages: 63 - 69

Year of Publication: 1977 Also published in ...

Author Peter M. Kogge IBM Federal Systems Division, Owego, NY

Sponsors ACM:

Association

for

Computing
Machinery
IEEE:
Institute of
Electrical
and
Electropies

Electronics Engineers

Publisher ACM Press New York, NY, USA

Additional

Information:

abstract references citings index terms collaborative colleagues

Tools and Actions:

Discussions Find similar Articles Review this Article

Save this Article to a Binder Display Formats: BibTex EndNote ACM Ref

DOI Bookmark:

Use this link to bookmark this Article: http://doi.acm.org/10.1145/800255.810654

What is a DOI?

↑ ABSTRACT

A pipelined processor is one whose computational capabilities are divided into several sequential stages, each of which may be working with an independent set of data at the same instant of time. Such processors are capable of handling large streams of data at very high rates. As with conventional CPUs, the microprogrammed control of such processors offers advantages not possible with hardwired controls. This paper discusses some unique tradeoffs that may be made in the design of microprogrammed pipelines. A sample pipeline demonstrates the characteristics of two extremes of microprogrammed control—one where the microinstruction specifies all activity in the pipeline at one instant of time (time-stationary) and one where the microinstruction "follows" the data through several clock periods (data-stationary). Several typical microprograms show the effects of these two variations on hardware costs, microprogrammability, and pipeline efficiency.

↑ REFERENCES